Contactez-nous

Chat en direct avec un représentant Tek. Service disponible de 9 h 00 à 17 h, CET.

Téléphone

Appelez-nous au

Disponible de 9 h 00 à 17 h 00 CET jours ouvrables

Télécharger

Télécharger des manuels, des fiches techniques, des logiciels, etc. :

TYPE DE TÉLÉCHARGEMENT
MODÈLE OU MOT CLÉ

Feedback

Communications série haute vitesse

Les normes d’interface numérique de nouvelle génération (série, mémoire, affichage, etc.) repoussent les limites de la conformité et des outils de débogage actuels qui posent de nombreux problèmes de conception des émetteurs et récepteurs haute vitesse, par exemple :

  • Un accès du signal plus limité en raison des formats plus réduits
  • Le comportement des bus du fait des nouvelles stratégies d’économie d’énergie
  • La validation du codage du nouveau signal et les capacités d’égalisation dans les interfaces de signalisation
  • Il y a tant de tests de validation électriques à réaliser, et si peu de temps pour le faire !

Tektronix propose des gammes d’outils de mesure automatisée qui accélèrent les cycles de validation de la couche physique et assurent la cohérence. Accélérez le débogage avec les outils comme le décodage de protocole et le déclenchement visuel lorsque les mesures de conformité échouent. Identifiez la gigue et le bruit provenant d’autres sources, par exemple la diaphonie ou les bruits de couplage.

NORMES ET TECHNOLOGIES

Appelez-nous au 1-800-833-9200 ou essayez
Pour commencer la configuration de votre solution,
Ajouter à la sélection
Saisissez l'adresse e-mail :

Veuillez renseigner une adresse e-mail valide.


Votre e-mail est envoyé.

  • Réinitialiser

Library

Title
Characterizing an SFP+ Transceiver at the 16G Fibre Channel Rate
Study the measurements needed to test an SFP+ transceiver to the 16G Fibre Channel standard, covering both Multi- Mode 850 nm and Single Mode 1310 nm interfaces. Included is a test and …
PCI Express® Transmitter PLL Testing — A Comparison of Methods
There are several methods of measuring PLL loop response, based on the type of test instrumentation used. As expected, the various methods trade off test accuracy, test speed (throughput), ease of …
PCIe Gen 5 Tx Tech Brief
Get an overview of PCI Express 5.0, testing, the challenges associated with that, and learn about the Tektronix PCIe 5.0 Transmitter Test Solution.
High Speed Interface Standards
This e-Guide will help you learn more about design challenges for testing PCIe 4.0, SAS, SuperSpeed USB, and DDR4 standards. Within the pages of the eGuide you will also get quick access to technical …
Fast+ Efficient Solutions for DVI Conformance Measurement Challenges
Tektronix provides all the DVI measurement solutions you need, ranging from high-bandwidth digital phosphor oscilloscopes (DPO) to probes to application-specific software. Tektronix has solved tough …
Probing Tips for High Performance Design and Measurement
When a high performance system or component needs to be verified, it often requires attaching an oscilloscope probe. For high speed circuits, the effect of attaching a probe often cannot be ignored …
Remote Head Acquisition Improves High Speed Serial Measurement
As high speed serial data rates continue to increase, the need to maximize margin in measurements increases. Coaxial cables, even good quality ones can impact the measurement margin. Remote heads for …
Title
DDR5 Memory Characterization
While they promise to provide datacenters with large amounts of data at faster speeds and lower power consumption, DDR5 memory devices have unique test challenges.  Learn about characterization and …
PCIe Gen5 to Gen6 and Comparison to Electrical Ethernet
Watch as David Bouse explains the evolution of PCI Express from Gen5 to Gen6. Then hear from Pavel Zivny as he and David discuss PAM4 signaling in PCIe and how it compares with PAM4 as applied in …
USB4 Webinar
View our USB4 Compliance and Characterization Test webinar to learn how you can address the measurement challenges associated with the new USB4 standard.
PCI Express Gen 5 Reference Clock Webinar
This webinar presents an overview of reference clock jitter requirements as they have evolved and offers techniques for making these low femtosecond measurements using a real time oscilloscope. 
DDR5 Test Challenges Webinar
Learn how you can address five of the thorniest measurement challenges associated with the new DDR5 standard. Get an update on the DDR5 Rx/Tx compliance test and insight in the latest characterization …
PCI Express Gen 5 Update Webinar
Cloud-based computing power, storage capacity, and network bandwidth have led to the development of the PCI Express 5.0 specification for 32.0 GT/s. This webinar starts with an overview of 5.0 …
How to Address Your Toughest Serial Bus Design Challenges with EDA and Measurement Correlation
This Tektronix webinar will teach engineers how to use modeling tools to correlate simulations with high-speed physical layer measurements on Serial Bus Standards using the DPO/MSO70000 Series …
Demystify MIPI D-PHY and C-PHY Transmitter and Receiver Physical Layer Test
During this webinar, you'll gain an understanding of MIPI test challenges for both MIPI high-speed physical layers. You'll also get useful tips and technical insights into characterizing and …